

Model Name:GA-78LMT-S2P

Circuit or PCB layout change for next version

Component value change history

Version: 3.11

P-Code: U99098-0


[illegible][illegible]

GIGABYTE™

Title	BOM & PCB HISTORY
-------	------------------------------


Size	Document Number
Custom	GA-78LMT-USB3

Date: Thursday, April 21, 2011 Sheet 2 of 29




L0_CADIN_L[0..15] [9]
L0_CADIN_H[0..15] [9]


L0_CADOUT_L[0..15] [9]
L0_CADOUT_H[0..15] [9]







CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B

















			
Title			
CPU CONTROL			
Size	Document Number	Rev	
Custom	GA-78LMT-USB3	3.11	
Date:	Monday, March 28, 2011	Sheet	6 of 29

AB24	VDDIO1	VSS1	K24
AB26	VDDIO2	VSS2	K26
AB28	VDDIO3	VSS3	K28
AB30	VDDIO4	VSS4	K30
AC24	VDDIO5	VSS5	L7
AD26	VDDIO6	VSS6	L9
AD28	VDDIO7	VSS7	L11
AD30	VDDIO8	VSS8	L13
AE30	VDDIO29	VSS9	L15
M24	VDDIO9	VSS10	L17
M26	VDDIO10	VSS11	L19
M28	VDDIO11	VSS12	L21
M30	VDDIO12	VSS13	L23
P24	VDDIO13	VSS14	M8
P26	VDDIO14	VSS15	M10
P28	VDDIO15	VSS16	M12
P30	VDDIO16	VSS17	M14
T24	VDDIO17	VSS18	M16
T26	VDDIO18	VSS19	M18
T28	VDDIO19	VSS20	M20
T30	VDDIO20	VSS21	M22
V26	VDDIO21	VSS22	N4
V28	VDDIO22	VSS23	N5
V30	VDDIO23	VSS24	N7
V32	VDDIO24		N9









PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLT33	+3.3V	NC	NC

GROUND

Please use 1mm pad size,
place all ELT test pads
on bottom side only

PART 5/6


POWER

RS780/LFCBGA528/A13/[10HB1-06/60G-20R]

GIGABYTE™

Title
RS780 POWER & GNDSize
Document Number
Custom
GA-78LMT-USB3Rev
3.11

Date: Monday, March 28, 2011 Sheet 11 of 29




- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

NO.00000 INPUT TABLE

NO.00000	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases



watch dog --
RESTORE# 接 RESET

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

**SEL_HTT66/REF0		OUT 3.3V 14.318MHz REF output.
IN	Low	100MHz differential HT clock, (Internal 120KΩ pull-down)
	High	66MHz 3.3V single ended HT clock.


GIGABYTE™

Title			ICS9LPRS477
Size	Document Number	GA-78LMT-USB3	
Custom		Rev	3.11
Date:	Monday, March 28, 2011	Sheet	12 of 29




PLACE THESE PCIE AC COUPLING
CAPS CLOSE TO U600


S.B HEATSINK



SB_HS[12SP2-030005-42R_12SP2-030005-43R]



Note: LDT_PG, LDT_STP# & LDT_RST# are OD and require a PU to the CPU I/O rail. They are also in the S5 domain to prevent glitching at power up.



SB700

Part 1 of 5

PCI EXPRESS INTERFACE

PCI INTERFACE


CLOCK GENERATOR

LPC

CPU


RTC

SB710/FCBGA528/A14[10HB1-06B710-11R]




PCLK2
PULL HIGH
WATCHDOG TIMER ON NB_PWRGD ENABLED
PULL LOW
WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT

PCLK3
USE DEBUG STRAPS
IGNORE DEBUG STRAPS DEFAULT



LPC_CLK0
PULL HIGH
IMC ENABLED
PULL LOW
IMC DISABLED DEFAULT

LPC_CLK1
CLKGEN ENABLED
CLKGEN DISABLED DEFAULT




CLR_CMOS	RTC_VDD
SHORT	CLEAR CMOS
OPEN	NORMAL




NOT ADD ICT FOR RTCVDD PIN

GIGABYTE

Title ATI SB710 PCIE/PCI/CPU/LPC		
Size Custom	Document Number GA-78LMT-USB3	Rev 3.11
Date Monday, March 28, 2011	Sheet 13	of 29











PCI SLOT 1,2

[13] AD[0..31] <=> AD[0..31]




Gigabyte Confidential

Demot Copy







EMI, Oct.19,2010

VCC3 BC868 0.01U/4/X7R/25V/K VCC
3VDUAL BC875 0.01U/4/X7R/25V/K




GIGABYTE











Title			PCI SLOT 1,2
Size	Document Number	Rev	
Custom	GA-78LMT-USB3	3.11	
Date:	Monday, March 28, 2011	Sheet	18 of 29

PCIE-1G LAN



USB_LAN CONNECTOR




















Figure 1: Schematic diagram of the power supply section of the ADXL345. The diagram shows a 1.2K/4/X capacitor connected to the PSOUT pin. The PSOUT pin is connected to the VCC pin of the ADXL345. The VCC pin is connected to a 10V/10V/VZ capacitor. The ADXL345 is shown with its internal components, including the BC882, BC883, and BC884 capacitors. The ADXL345 is labeled with 'Power issue 0415'.





Hardware Monitor circuits




SYSTEM FAN







CPU FAN








ATX POWER CONNECTOR














NB_VCC_OV1	NB_VCC_OV2	NB_VCC
L	X	1.20V
X	L	1.30V
L	L	1.40V




VCC_SB_OV1	VCC_SB_OV2	VCC_SB
L	X	1.30V
X	L	1.40V
L	L	1.50V

GIGABYTE


5VDUAL




3VDUAL



$$1.25 \times (1 + 169/100) = 3.36V$$



1.5V@20A



$$0.6 \times (1 + 3K/1.43K) = 1.859V$$

DDR18V_OV1	DDR18V_OV2	DDR18V
L	X	1.90V
X	L	2.00V
L	L	2.10V

GIGABYTE®

DDRII POWER, VCC18		
Title	Document Number	Rev
Size	GA-78LMT-USB3	3.11
Date:	Monday, March 28, 2011	Sheet 28 of 29

